This paper describes the operation of a solid-state series stacked topology used as a serial and parallel switch in pulsed power applications. The proposed circuit, developed from the Marx generator concept, balances the voltage stress on each series stacked semiconductor, distributing the total voltage evenly. Experimental results from a 10 kV laboratory series stacked switch, using 1200 V semiconductors in a ten stages solid-state series stacked circuit, are reported and discussed, considering resistive, capacitive and inductive type loads for high and low duty factor voltage pulse operation.
INTRODUCTION
THE use of power semiconductor devices stacked in series is currently common in solid-state based modulators in order to compensate for the still low voltage rating of commercial devices [1] . In fact, considering the tens of kV pulse range amplitude required in environmental, biomedical, commercial and industrial pulse power applications and the few kV capability of available semiconductors such as power Metal Oxide Semiconductor Field Effect Transistors, MOSFETs, insulated Gate Bipolar Transistors, IGBTs, and Integrated Gate Controlled Turn-off Thyristors, IGCTs, it is mandatory to series connect several devices [2] .
However, stacking semiconductors in series impose several operating challenges to engineers. First, many devices must be placed at different floating high-voltage, HV, potentials and triggered at the same time, with gate drivers fed by individual isolated power supplies. Second, it is crucial to share the voltage uniformly across individually opened switches, during static and dynamic operating conditions [3] [4] .
During steady-state or at very low frequencies, voltage sharing resistors are normally enough to prevent individual device overvoltage. In transient operation the uniform voltage distribution across the semiconductor switches requires more complex and expensive techniques due to the differences in the switching behavior of the individual semiconductors.
Transient voltage sharing for on-off semiconductors includes the use of cumbersome RCD snubbers. Also, gate control delay techniques are used to force the synchronized operation of semiconductors with mismatched switching on-off characteristics [3] .
Even considering the use of sharing passive circuits or active control techniques, to prevent shutdown of series stacked semiconductors switches due to a defective semiconductor, usually redundant switches are included in the series, about 20 % more, such that the surviving semiconductors share the voltage and the failed semiconductor is still able to carry the load current. This is possible if the power semiconductors used were built to short-circuit when defective [5] .
In order to circumvent some of the problems described, when stacking semiconductors in series, this paper presents and examines a new voltage sharing technique based on a series stacked topology that was developed from the Marx generator concept.
The Marx generator, where an array of capacitors are charged in parallel from a dc power supply, PS, and consecutively discharged in series into the load, has been used intensively through the years for the generation of repetitive high-voltage pulses, powered from relatively low dc voltages. Recent technological upgrades, with the addition of solid-state switches and the replacement of most of the passive elements, allowed higher pulse repetition rates and an improved performance [6] [7] [8] . The Marx generator has the intrinsic property of distributing the voltage evenly between the cell capacitors. This concept can be used to equalize the semiconductors hold-off voltage in each stage to the cell capacitor voltage.
A new voltage sharing technique, used with series semiconductors, is analyzed and the voltage sharing results on semiconductors using a 10 kV experimental prototype are presented and discussed for various loads and operation conditions. Figure 1 shows the simplified circuit of a solid-state Marx generator that can deliver high-voltage repetitive positive pulses into a load, being described in detail elsewhere [8] . The circuit comprises two sets of controlled on-off semiconductors, the T ci and T pi (i{1, ..,n}) IGBTs with anti-parallel diodes, respectively, to charge the energy storage capacitors C i , from the power supply, U dc , and to discharge them in series into the load Z 0 . The T cdc IGBT is used to isolate the power supply (PS) U dc during the pulse period.
PROPOSED TOPOLOGY

SOLID-STATE BASED MARX TOPOLOGY
The PS internal resistance added by the switch and wiring Ohmic resistances is represented by r dc and contributes to limit the maximum charging current. Sometimes, a series inductor is also added, to further limit the current and to slightly boost the capacitors voltage during the charging period [6] .
The main advantage of Figure 1 circuit is its multiplication factor, which enables the use of relatively low voltage semiconductors, since the positive pulse peak voltage will be approximately defined by the number of stages, n, times the amplitude of the power supply voltage, U dc , dc nU v  0 (1) supposing that each module is charged at nearly the PS voltage, U dc . In addition, the anti-parallel diodes of T ci IGBTs ensure that the maximum voltage in all the T pi switches is equal to U dc , even in fault conditions, because they shortcircuit the path. For example, considering Figure 1 , if T p1 is off during pulse mode, the anti-parallel diode of T c1 conducts and short-circuits this stage, imposing an output voltage of
The previous Marx characteristics and concept, shown in Figure 1 , allow the development of a method to uniformly distribute the voltage in series stacked semiconductors, to be presented in the next section.
SERIES STACKED SEMICONDUCTOR SWITCH
NEW TOPOLOGY Consider the circuit of Figure 2 , an HV pulse power topology, where a capacitor bank C cb is charged from a dc HV power supply and directly switched by a switch S, which is implemented by several semiconductors stacked in series, T ci . The semiconductor S stack on-off control applies the full bank voltage to the load, the pulse width and frequency being controlled by the gate trigger, and limited by the energy stored in the capacitor bank C cb and by the performance and power dissipated in the semiconductor switches.
Consider, now, that switch S is developed from the Marx circuit concept in Figure 1 , with some significant changes in order to be used as a switch, shown in Figure 2 , but keeping important characteristics. As a switch, the objective now is to hold-off the voltage between its terminals and not to generate voltage pulses. Therefore, in the modified n stages solid-state series stacked topology the input PS was removed and the T pi switches only needed their anti-parallel diodes D pi .
The operation of Figure 2 series stacked topology can be understood considering the concept presented in Figure 1 and the voltage waveforms presented in Figure 3 . In the first operating mode, during time t 1 , the T ci are on, the capacitor C cb voltage, v cb , is applied into the load, v 0 , corresponding to switch S on. The C i capacitors discharge down to v cmin , through diodes D i and the self-discharging resistors R i .
In the second operating mode, during time t 2 , the T ci are off, and the voltage applied to the load is zero, corresponding to switch S off. The v cb voltage appears between the switch S terminals, where it is sustained by the C i capacitors in series through the diodes D pi , which are charged up to v cmax , distributing the voltage across the T ci IGBTs.
During the Figure 2 circuit operation, the voltage held-off by the T ci IGTB in the switch S is where V cesat and V D are, respectively, the IGBT and diode voltage during the on state, and v ci is the voltage in the stage capacitor. Equation (3) shows that the maximum voltage seen by each IBGT in switch S is about the capacitor voltage in the same stage. This means that it is very important to keep the C i capacitors voltage v ci balanced in order to distribute the voltages equally between the semiconductors.
If one or more series switches fail to turn on, then the voltage applied into the load is the algebraic sum of the PS voltage and the capacitors voltage, corresponding to the branches where the switches didn't turn on. Also, the voltage held-off by these switches is a fraction n of the PS voltage. As an example, considering Figure 2 with U dc =5 kV and five IGBTs in series (i.e. n=5), where T c1 doesn't turn on during pulse period. Hence, admitting that each capacitor is charged with 1 kV, the voltage applied to the load is v 0 =v cb -v c1 =5000-1000=4kV, where v c1 =U dc /n=1 kV. Also, the voltage hold-off by switch T c1 is v c1 =1 kV.
CALCULATION OF THE AUXILIARY C i
CAPACITORS Contrasting to a Marx generator, Figure 1 , the C i capacitors in the series stacked topology, Figure 2 , may experience voltage imbalance problems due to the fact that they are charged in series during period t 2 when the voltage v cb appears between the switch terminals, v S .
Three main causes may contribute to this voltage imbalance: i) the C i capacitances values usually are not equal; ii) the T ci switch turn-on and turn-off characteristics are different, meaning that the first one to turn-off and the last to turn-on gets the highest voltage; iii) the parasitic distributed inductance in the wiring will boost or overshoot the capacitor voltages.
Considering the previous, diodes D i prevent that v c1 <v c2 <v c3 <…<v cn . In the event of a fault condition with one of these diodes, the series stacked switch stays in operation with different voltage sharing in the capacitors, depending on the fault, as long as the voltage hold off by the semiconductors doesn't exceed the maximum rated one. If a D i diode fails open the above diode string condition is interrupted. The capacitor voltages imbalance will depend on the components properties as described above. If a diode D i fails short, the voltage imbalance can be greater. As an example, considering Figure 2 with U dc =3 kV and three IGBTs in series (i.e. n=3), if D 1 shorts, C 1 and C 2 are charged in parallel with C 3 in series, then v c3 is higher and will discharge on v c1 and v c2 . If D 3 shorts, the opposite happens, C 2 and C 3 are charged in parallel with C 1 in series, then v c1 voltage is higher but will not discharge on v c2 due to D 2 .The problem of faulting diodes can be overcome using redundant diodes with shorting prevention.
In order to avoid that v cn <v c(n-1) <…<v c2 <v c1 extra on-off switches can be placed in anti-parallel with diodes D i . In the presented series stacked switch, this can be envisaged as diodes D i are derived from the Marx concept. These diodes are not included in the conventional resistor, diode, and capacitor (D pi , C i ) snubber network.
Extra on-off switches will add more complexity and cost to the series stacked switch. Therefore, a simpler solution can include the turn on and off delay control of the T ci switches or simply the use of protection parallel R i bleeding resistors with the C i capacitors, as shown in Figure 2 . The R i and C i values are calculated considering that capacitors are not used to store the energy delivered to the load, as in a Marx generator, but to clamp the voltage in the T ci switches.
Regarding that the C i capacitors placed near the power supply are normally charged with a slightly higher voltage, then the R i and C i values can be calculated using the one stage equivalent circuit of Figure 4 , where the D i diodes are turned off, and l eqi represents the equivalent inductance in each stage.
The C i capacitor, in Figure 4 , is charged with v cmin at the end of time t 1 , as shown in Figure 3 , when switch T ci is conducting and the load current is approximately equal to 
then, the C i capacitors are
Afterwards, during t 2 , the C i capacitors are discharged trough resistor R i , as shown in Figure 3 , The C i values must be must greater than the switch output capacitance and the R i C i time constant must verify the condition
(9) in order to have a almost constant voltage in the C i capacitors in permanent regime.
Considering equations (4) through (9), if the operating frequency increases the ripple on v ci voltage decreases. For a given operating frequency, if the load resistor R 0 or the R i resistors have, respectively, sufficient high and low values that limit the charge of the C i capacitors to a voltage lower than U dc /n, then during the second operating mode a non zero voltage is applied to the load, in order to verify the condition that the algebraic sum of the voltages in the load closed loop is zero. In this case, either the R i are increased or the frequency decreased.
The circuit presented in Figure 4 has some topological similarities with the typical RCD circuits, connected in parallel with on-off switch to equalize the series stacked voltage [4] . Nonetheless, in common RCD circuits the parallel capacitor is discharged into a resistor in parallel with the diode D pi during the on-state of the device. In the new series stacked switch the capacitor C i remains charged during switch turn-on operation, and their voltage is adjusted by the parallel resistor R i and diodes D i /extra on-off switches, which are not present in conventional RCD snubbers. The proposed series stacked switch is specially oriented for clamping the voltage in the semiconductor switches in transient conditions, as there is no voltage transient given that each capacitor voltage is nearly constant.
APPLICATION WITH CAPACITIVE LOADS
Some loads must be short-circuited after the pulse, such is the case of capacitive type loads. Considering the last and the series stacked switch of Figure 2 , another switch is mandatory in parallel with the load as shown in Figure 5 , where two n stages solid-state series stacked switch circuits, similar to the one shown in Figure 2 are used, operating, respectively, as a series switch S s and parallel switch S p .
In Figure 5 , the S s switch applies the capacitor C cb voltage v cb to the load C 0 /R 0 , during the pulse period. Subsequently, switch S p discharges the load to zero. Taking into account the former operating scheme, each switch holds the PS voltage U dc , and operation of each switch is similar to the described above.
The apparent operating constraints of low R i values, due to a high R 0 value for charging the C i capacitors in series S s switch, are not present in the Figure 5 circuit because during the series capacitor charging mode, the C i capacitors are charged through the parallel Sp switch, which short-circuits the load.
For the circuit in Figure 5 , if one or more switches fail to turn on, supposing that all the capacitors are charged with U dc /n, then the voltage applied to the load will differ from that described. This situation was considered at the end of section 2.2 for the S s switch. Considering the operation of switch S p , if a T ci switch fails to turn on, to short-circuit the load, then the U dc voltage is redistributed between the series of C i capacitors of the S s switch and the C i capacitor from the S p switch that corresponds to the branch of the failed switch.
However, if the voltage in the capacitors is different from the ideal value or several switches from the S s and S p switch fail, intermediate and more complex failure situations may occur with different voltages.
APPLICATION WITH INDUCTIVE LOADS
The two series stacked switches of Figure 5 are capable of handling inductive loads, such as, transformers or magnetrons. In fact, the anti-parallel diodes of the T c1 to T cn IGBTs, from the parallel S p switch, can be used as an alternative path to the inductive current after the HV pulse. In this case, the load voltage reset can be accomplished with nearly zero volts, which impose constraints to the circuit operating frequency and duty-cycle, or using one or few stages of S p , which can impose voltage constraints in the load.
NEGATIVE PULSES
When using the same pulsed power topology as in Figure 2 , if negative pulses are needed at the load, the power supply U dc must have negative polarity and the switch S with uniform voltage sharing circuit becomes equal to the one shown in Figure 6 .
The series switch presented in Figure 6 was developed from the negative Marx generator discussed elsewhere [8] . 
RESULTS AND DISCUSSION
DESIGN CONSIDERATIONS
The circuit in Figure 2 was assembled for R 0 =1 kΩ, using a ten stage series stacked switch for U dc =10 kV, about 1000 V per stage. The semiconductors used were 1200 V Semikron IGBT power modules SK30GAL128 and Infineon D09E120 diodes. Figure 7 shows one of the five modules vertically stacked that were assembled for switch S. Each module comprises two stages, including two C i capacitors and two T ci IGBTs, shown at the right side of the board.
On the left side of the module, shown in Figure 7 , a Concept driver IHD260NT1 was used to trigger two IGBTs, one in each stage, where the driver input channels are fed directly from one optic-fiber receiver that collects the trigger signal from the main drive circuit generation board at ground potential. Optic-fibers devices HFBR 2521 and HFBR 1521 were used to transmit the IGBTs drive signals, generated by PIC18F2331 microcontroller, to each stage.
When stacking numerous semiconductors in series problems may occur for synchronously trigger all of them. The former technique enables good turn-on and turn-off synchronization of all the devices, reducing the problems when stacking numerous semiconductors in series. As a result, low switch timing jitter and more precise pulse shaping and reproducibility are expected.
To supply power to the semiconductor triggering drivers in the high-voltage potentials, an ac high frequency voltage source inverter power supply is used to power the driving units. The output power is distributed to the driver units with a closed loop high voltage cable through toroidal transformers. The isolation voltage of the cable gives also the isolation between the driver levels.
RESULTS
Considering the series stacked switch of Figure 2 , for 100 Hz frequency with =0.095 % duty factor, the measured load voltage v 0 is shown in Figure 8 .
For the S series stacked switch, Figure 2 , available 1 F C i capacitors were used as shown in Figure 7 . Considering equation (8) for V c~1 000 V, t 2~1 0 ms and a 10 V capacitors voltage ripple, then R i in parallel is around 1 M, the actual value assembled in the circuit was 910 k due to availability.
The measured voltage imbalance in the C i capacitors for this operating condition was about ±5%, meaning 1050 V minimum voltage and 950 maximum voltage in the capacitors, respectively, for C 1 and C 10 , considering that the average voltage in each capacitor should be nearly 1000 V for U dc =10 kV. The measured capacitors voltages represent the semiconductors hold off voltages in each stage. Imbalance is due to capacitor C i tolerances and to different parasitic effects on each semiconductor and gate drive.
It was experimentally verified that due to the presence of diodes D i , the voltage imbalance situation v c1 >v c2 >…>v cn is less than 10 %, which can be explained by the dynamic off capacitance of diodes D i . Without these diodes there is higher and random voltage imbalance.
In addition, the two series stacked switches of Figure 5 for capacitive, R 0 =14 M and C 0 =2 nF, type load were assembled using similar modules as shown in Figure 7 , for U dc =10 kV, about 1000 V per stage as described above. Considering Figure 5 circuit for 20 Hz frequency with =99.5 % duty factor, the measured load voltage v 0 is shown in Figure 9 . Similar capacitor voltages were measured in the two series stacked switches.
The load voltage waveforms in Figure 9 show rise and fall times, respectively, 200 ns and 500 ns, resulting in theoretic transient currents for T ci of, respectively, i=2e =40A. These values are very important in choosing the IGBTs and diodes semiconductors in order to operate within the safe operating area.
It is possible to scale the switches for higher voltages and currents (today IGBTs withstand 6,5kV and 3,3kA), or connecting more devices in series and in parallel. The main constraint regarding this particular series connected semiconductors stack is the operating parameters that enable the charging of all the C i capacitors with an equal fraction of the supply U dc voltage. Other limitations are common to other series stack of semiconductors, as the timing trigger synchronization, voltage droop in the semiconductors and the complexity of using current sharing techniques at high voltage potentials.
Repetition rape operating constraints, considering higher frequencies, are due to three main causes: i) the power dissipation in the semiconductors; ii) the energy stored in the C dc capacitor; iii) the time that is necessary to charge the auxiliary C i capacitors.
CONCLUSION
A novel high voltage solid-state series stacked switch topology for pulsed power applications, synthesized from the Marx generator concept, able to uniform voltage sharing in stacked semiconductors in series was proposed, analyzed and experimentally evaluated for distinct operating conditions and loads.
Two 10 kV pulsed power topologies were assembled for resistive and capacitive type loads using series and parallel series stacked switches with ten 1 kV stages each. Experimental results showed a maximum switching speed of about 50 kV/µs with a supplied charging current as high as 100 A for capacitive loads. The circuit operation for 20Hz and 100Hz, and duty cycles, 0.095% and 99.5%, respectively, for resistive and capacitive type loads showed good voltage distribution (±5%) for the maximum hold off voltage for every semiconductor in the series stack. 
